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CMOS operational amplifiers (Op-amp) are present integral components in various analog 
circuit systems. Adding frequency compensation elements is the only critical solution for 
avoiding Op-amp instability. This article presents a designed two-stage CMOS Op-amp 
using a miller capacitor, a nulling resistor, and a common-gate current buffer for 
compensation purposes. All the design parameters of the proposed Op-amp were determined 
based on the corresponding equations of gain, slew rate, phase margin, power dissipation, 
etc. In order to verify the parameter values, the developed Op-amp circuit was simulated in 
HSPICE, possessing two critical characteristics: Op-amp with miller capacitor and a robust 
bias circuit. Afterwards, the expected values from the theoretical section were compared 
with simulation results thus proving that the advanced method in this paper was validly 
designed and implemented. This technique promises a real-world scale Op-amp with high 
unity-gain, excessive input common-mode range voltage, reasonable gain bandwidth, and a 
practicable slew rate.          
 
1. Introduction 
1.1. Lecture Review 
Operational amplifiers (Op-Amps) are principal element 
in an analog system. System stability is fundamental in 
various research areas such as voltage stability employing 
voltage regulators and capacitors [1, 2]. A two-stage Op-amp 
utilizes miller compensation for stability, engendering a right 
half-plane (RHP) zero in the open-loop gain from a forward 
pass through the compensation capacitor, which, in turn, 
reduces the maximum gain-bandwidth (GBW). Several 
methods are applied to resolve the forward pass, including 
Nulling Resistor, Voltage Buffer, Current Buffer, and 
Current/Voltage Buffer. As the most popular and 
straightforward, the Nulling Resistor technique enables the 
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implementation of MOS transistors, creating a left half-plane 
(LHP) zero with increased gain-bandwidth. Inversely, 
Voltage Buffer proves higher gain-bandwidth, while Current 
Buffer technique, a common-gate, boasts remarkable 
efficiency of the gain-bandwidth and Power Supply 
Rejection Ratio (PSRR) performance [3]. Moreover, the 
Current Buffer method can be enhanced if the cascode 
differential stage is designed in place of a simple differential 
stage. The maximum gain-bandwidth is limited by the 2nd 
pole, which depends on the load capacitor. The current buffer 
can be divided into four segments: 1- Separate and additional 
common-gate stages (with an LHP Zero and without RHP 
zero) [4]. 2- Embedded in cascode first-stage loads (with an 
LHP Zero and without RHP zero) [5]. 3- Embedded in 
CASCODED differential pairs (with an LHP Zero and an 
RHP zero) [6]. 4- Current mirrors stages (with an LHP Zero 
  
and without RHP zero) [7]. The combination of all above 
methods with the addition of miller compensation is applied 
to compensate for the right half-plane zero. Furthermore, the 
Voltage Buffer system is significantly accurate, showcasing 
a simple common-drain, generating a left half-plane zero by 
higher gain-bandwidth. Although,  GBW is equal in both the 
Nulling Resistors and Voltage Buffer approaches, the latter 
reduces the output swing [8-10]. 
In order to design the Op-amps that operate the negative-
feedback connection, the frequency compensation is 
essential for close-loop stability [11, 12]. Frequency 
compensation produces a risk for other performance 
parameters; therefore, well-implemented Op-amp is required 
for a compensation strategy. However, attaching a miller 
capacitance series to the Nulling Resistor is one method of 
creating an RHP zero. Moreover, the minimal value of Miller 
capacitance is imperative in reducing noise and improving 
output power. Consequently, optimization of the noise and 
output power systems play major roles in the Op-amp design 
[13-16].  
Two-stage CMOS is the most common configuration 
utilized when designing Op-amps [17]. The 1st stage is 
defined by a differential input and single-ended output, and 
the 2nd stage is considered as an inverted output stage. The 
gain of both stages is achieved between 40dB to 100dB. The 
addition of an RC network to the system results in frequency 
compensation, while removing the feed forward path from 
the 1st stage to the Op-amp, allows Op-amp to degrade the 
stability [18, 19]. During the designing stages, a well-known 
fault diagnosis method was utilized to check the designed 
Op-amps status [20, 21]. Output results of previous studies 
illustrated that the load capacitance increased up to 100PF 
can improve the frequency of PSRR [22]. Designing a 
CMOS Op-amp with high unity-gain bandwidth, DC gain, 
and output swing requires a two-stage amplifier. The 
problem with this configuration is reduced speed due to the 
extra poles and zeros. The result is found in cascode 
frequency compensation. This system displays greater speed 
and PSRR than miller compensation, adding a capacitor 
between the low impedance node of the 1st stage and output 
node of the 2nd stage. A potential advantage of this system is 
that the energy production takes place near the consumer, 
which can minimize the power losses in the distribution lines 
[23]. Hybrid cascode, a complicated method of cascode 
compensation, has higher amplifier bandwidth than the 
standard cascode approach and miller methodologies [24, 
25]. Two-stage Op-amps are selected in this study because 
of their improved DC gain and ample output swing. Another 
method to improve frequency compensation is adding a 
miller capacitor to the Op-amps and using the objective 
function to obtain the threshold for the sale of reactive energy 
[26]. The issue of feedforward signal path that creates (RHP) 
zero in the Op-amp is addressed by designing a series resistor 
or voltage/current buffer with a miller capacitor [10]. 
1.2. Contributions 
While it is important to consider all variables in a perfect 
design, this project focused on the optimization of the main 
simulated parameters as follows: 
- Gain (AV) 
- Unity-gain frequency 
- Power dissipation 
- Input Common-Mode Range: VCMR 
- Output swing: Vout(max,min) 
- Slew Rate: SR 
- Phase margin: M  
More specifically, the acquired methodological 
technique was carried out in three goals: 
First goal: Design and calculate the element values (W/L, 
Cc, and Rb) of the circuit depicted in Figure 1 and Figure 2 
[27]. 
Second goal: Analyze the circuit and calculate the 
parameters, namely DC gain (A0), Power Supply Rejection 
Ratio (PSRR), Common-Mode Rejection Ratio (CMRR). 
Final goal: Compare simulated and manual results. 
 
Figure 1. Two-stage operational amplifier with miller capacitor 
and common-gate current buffer. 
 
 
Figure 2. Operational amplifier with bias current circuit. 
2. System Design and Modeling 
2.1. Operational Amplifier Compensation 
Typical two-stage Op-amp (Figure 1) can be illustrated 
as the following diagram [28]: 
 
 
Figure 3. Typical two-stage Op-amp  
According to Figure 4, the 1st stage is a differential 
amplifier, and the gain and pole frequency of this stage can 
be calculated by Eq. (1). 
  
 
Figure 4. COMS differential input stage 
( ) ( )1 1 2 1 1 2 4
1
, m ds ds
out ds ds
A g r r
C r r
= =
                 (1) 
The dominant pole (Cout) of this stage is defined for 
Derain-Bulk (CDB) capacitances of M4 and M2 transistors. 
The other pol and zero created by M3 and M1 can be 
disregarded. According to Figure 5, the 2nd stage is a 
common-source (C.S), and applying the composition of the 
cascade has capability to increase the gain, specifically after 
having compensation by miller in this stage. Although high 
gain leads to lower bandwidth, this article proposed the trad-
off between gain and bandwidth. The gain and pole 
frequency of this stage is obtained by Eq. (2). The dominant 
pole is related to the Drain-Bulk capacitor (CDB) of M6 and 
M7 transistors [29].   
 
Figure 5. Common-source amplifier stage. 
( ) ( )2 6 7 6 2 5 6
1
, m ds ds
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A g r r
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= =
                (2) 
Single-stage amplifiers usually have an acceptable 
frequency response with a phase margin of 90°, supposing 
that GBW (gain-bandwidth) is 10 times more than pole 
value. According to the low DC gain of single-stage 
operational amplifiers, they require at least two or more 
stages to have a multipolar system. Poles contribute to the 
phase reduction and phase margin might incline to zero 
before reaching unity-gain frequency, therefore, negative or 
zero phase margin indicates an oscillated system. 
Compensation methods are explained by techniques and 
processes to increase the phase margin that causes the 
stability of close-loop circuit. After designing an Op-amp 
and its connections in the different stages, Op-amp would be 
exposed to instability. In this case, some methods were 
presented for compensation of this instability. Hence, two 
important methods are explained in the following. 
2.1.1. Techniques of Operational Amplifier Compensation 
- Parallel Compensation 
In this primary technique of an Op-amp compensation, a 
capacitor is designed in parallel with an output load 
resistance of the common-source stage to correct the pole. 
Since implementing the large value of capacitances takes up 
much of the space on a chip, this method is usually not 
approved in the integrated circuits [30]. 
- Pole Splitting_Single Compensation Miller 
Capacitor (SCMC) 
A miller compensation capacitor decreases the value of 
the dominant pole for a two-stage Op-amp and propels the 
output poles away from the source. This phenomenon is 
named pole splitting, and it is an accustomed method in the 
design of operational amplifiers. Moreover, a miller 
compensation capacitor (Cc) is connected in parallel with the 
2nd stage as demonstrated in Figure 6. Miller theory proved 
in Figure 7 that a parallel impedance with a gain stage can be 
replaced by two impedances located from input to ground 
and from output to ground. 
 
Figure 6. Implementation of pole splitting (miller compensation) 
 
 
Figure 7. Miller equivalent circuit in Figure 6 
 
In this case, the equivalent input capacitor value is 
Cc(1+A) where A is the gain of a stage. In order to apply a 
large capacitance to decrease the dominant pole, another 
small capacitance (capacitor compensation) is required with 
a high gain. Before starting pole splitting, the pole values are: 
 1 2
1 1 2 2
1 1
,
R C R C
 = =                                                (3) 
Where C1, R1, C2, and R2 are output resistances and 
capacitances of each stage. After compensation, these 
frequencies were changed as shown below: 
( )( )1 21 1
2 2
1 1
,
11 1C C
R C C A R C C
A
 = =+ + + +      
    (4) 
 
Figure 8. Pole splitting 
While increasing compensation leads to sustainability, 
decreasing the dominant pole caused bandwidth reduction. 
Therefore, this method drawback is existing some 
difficulties to maintain the bandwidth. 
- Miller Capacitor Compensation with RZ 
The presence of zero in the conversion function is able to 
increase the phase shift and the speed of reducing the gain 
value, in turn, causes the movement to an instability. There 
are some methods to eliminate this effect, and one of them is 
applying a series resistor with the miller capacitor. In this 
technique, the zero should be moved to remove the effect of 
the first non-dominant pole. In fact, the value of RZ is 
  
selected to equalize the zero-frequency value with the first 
non-dominant pole-frequency value [31]. 
 
 
Figure 9. Adding the RZ in series with compensation capacitor 
 
The advantages of an operational amplifier with current 
buffer are: 1- Good GBW, 2- High PSRR, 3- Improved slew 
rate (low Cc value), 4- Area efficient (low Cc value), 5- 
Power and area trade-off, 5- No output swing reduction 
(unlike voltage buffer), and its disadvantages are: 1- Gain 
reduction, 2- Low noise performance, 3- Increased offset. 
2.1.2. Techniques of Operational Amplifier Design 
To simplify the design process, many high-order effects 
were excluded, and the following equations were calculated 
in the simulation design [32]. 
. 2 2
.
2
,  2 ,  
2
,  
n p ox D
D eff m n p ox D m
eff
NMOS PMOS
eff GS th eff SG th
u C IW W
I V g u C I g
L L V
V V V V V V
= = =   
⎯⎯⎯→ − ⎯⎯⎯→ −
  (5) 
 
 
Figure 10. Two-stage CMOS Op-amp with a miller capacitor and 
a common-gate current buffer 
 
According to Figure 11 and its conversion function (Eq. 
(6)), for a proper design of MOSFET, Veff parameter should 
be defined between 200mV and 250V for ambient 
temperature. 
 
Figure 11. Equivalent small-signal circuit of the Op-amp in 
Figure 10 
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  Where ωu is unity gain-frequency, A0 is the DC gain, 
and ωp1 is dominant pole frequency. 
 
- Operational Amplifier Equation 
According to Figure 10, outHRV is calculated by Eq. (7). 
(max) (min)
6 7
,   
,   
out out
HR DD out HR out SS
out out
HR eff HR eff
V V V V V V
V V V V
+ −
+ −
= − = −
= =                    (7) 
 
- Common-Mode Range 
According to Figure 10, the common-mode range is 
calculated by Eq. (8). 
(min) (max)
3 5 1,2
,   
,   
CM CM
HR CM SS HR DD CM
CM CM
HR eff m HR eff m eff
V V V V V V
V V V V V V V
− +
+ −
= − = −
= − = + +                 (8) 
- Internal Slew Rate (SR) 
The internal S.R is correlated to Cc. 
5D
C
ISR
C
=                                                                              (9) 
- External Slew Rate 
The external S.R is correlated to CL. 
7 5D D
L
I ISR
C
−=                                                                   (10) 
Eq. (11) is concluded by a combination of Eq. (9) and Eq. 
(10). 
7 5 1 2( ),  2 2D C L D D D eff
u
SR
I SR C C I I I V = + = = → =           (11) 
- Offset Voltage Minimization 
Offset is created by the asymmetrical current in the 
output stage, for instance, ID6 and ID7 are asymmetrical with 
no input voltage. 
3
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3 5
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(12) 
Reducing the asymmetrical current in the output stage: 
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2.2. Spectrum Density of Input Thermal Noise  
The spectrum density of input thermal noise is calculated 
by Eq. (14) for two-stage Op-amp. 
( )
( ) ( )
3
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1,2 1,2
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3
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C
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According to Figure 10, the Op-amp power dissipation 
and according slew rate is:  
( )5 7 sup sup2 (3 )D D C LP I I V P SR C C V= + → = +                   (15) 
2.3. Compensation and Phase Margin Technique   
According to Eq. (6), all the non-dominant poles were 
equal and real, and P3 removed the conversion function of 
the limited pole, and final conversion function and phase 
margin were acquired by following equations.  
2
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Eq. (19) indicates a trade-off between the power 
dissipation and compensation circuit level on the chip. 
3. Theoretical Analysis  
The designed circuit was carried out in six sections, as 
shown in Figure 12: 
1. M1 & M4 transistors: Differential input stage.  
2. M6 & M7 transistors: High-gain amplifier stage. 
3. M7, M8, M5 & Mb1-Mb10 transistors: Bias current 
supply of transistor.  
4. M9 transistor: Resistance.  
5. M1 & M2 gate of the transistors: Input bases.  
6. M7 & M6 drain of the transistors: Output bases.  
 
 
Figure 12. Op-amp with a robust bias circuit 
 
According to Table 1, the parameters shown in Figure 12 
have to be calculated in the first step, and the design process 
might be modified to improve the output results. Initial 
assumptions for NMOS and PMOS transistors are 
considered: 
1
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Table 1. Calculated parameters for the design process 
CC (PF) I5 (μA) I1=I2 (μA) I3=I4 (μA) I6 (μA) 
1 5.5 2.75 2.75 44.7 
1,2( )
W
L
 5( )
W
L
 6( )
W
L
 3,4( )
W
L
 7( )
W
L
 
1.22 4.81 47.6 2.92 41.62 
8( )
W
L
 9( )
W
L
 1 4( )b b
W
L −
 5( )b
W
L
 6 7( )b b
W
L −
 
4.81 2.7 1.6 6.4 131 
8( )b
W
L
 9 10( )b b
W
L −
 
27 2.3 
3.1. Voltage Gain 
2 6
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g gV
A
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dB= = + + =        (20) 
3.2. Input Common-Mode Range  
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3.3. Power Dissipation 
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3.4. Maximum Amplitude of Symmetrical Output Signal 
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3.5. Slew Rate 
5
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
                           (24) 
3.6. Common-Mode Rejection Ratio (CMRR) 
Equations of the common-mode and differential gains are 
calculated based on Figure 13(a) and (b).   
 
(a) 
 
(b) 
Figure 13. Equivalent circuit for calculating (a) differential gain 
of the 1st stage; (b) common-mode gain of the 1st stage    
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3.6. Spectrum Density of Input Thermal Noise 
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                (26) 
After determining all the parameters in the theoretical 
section, Figure 14 was simulated in HSPICE software to 
authenticate all the calculated elements in the two-stage 
CMOS operational amplifier employing the current buffer. 
 
Figure 14. Two-stage CMOS operational amplifier employing the 
current buffer  
4. Simulation Analysis 
The aim of the simulation analysis using HSPICE 
software is to verify the simulated parameters with their 
values in Table 1. 
4.1. Two-Stage Operational Amplifier without 
Compensation 
First, a two-stage Op-amp was studied without 
compensation based on Figure 14. its gain value and 
frequency response were then checked, compensation was 
added to the circuit, and the two were compared. The 
following figures prove that amplifier gain is 79.3dB, and 
Figure 15 illustrates the frequency response, phase margin, 
gain margin, GBW for operational amplifier without 
compensation. 
 
  
 
(a) 
 
 
(b) 
Figure 15. Parameter values of two-stage operational amplifier 
without compensation 
Notably, this circuit is not perfectly stable, and it might 
fluctuate during the time. Table 2 is extracted from Figure 
15. 
 
Table 2. Small signal (AC) analysis of the circuit without 
compensation 
Gain 
Bandwidth ω-3dB Unity Gain Phase Margin Gain 
7MHz 5.2kHz -16dB 50° 79.3dB
 
   
4.2. Two-stage Operational Amplifier with Miller Capacitor 
and Nulling Resistor 
 
Figure 16. Two-stage operational amplifier employing miller 
capacitor and nulling resistor 
 
In this design, the nulling resistor and miller capacitor 
were defined as RZ= 94kΩ and CC= 0.5PF. Figure 17 
illustrates the AC analysis of the operational amplifier shown 
in Figure 16. The values of the obtained parameters are 
grouped in Table 3. 
 
(a) 
 
 
(b) 
Figure 17. Parameter values of two-stage operational amplifier 
without CC capacitor and Rz resistor 
 
Table 3. Small signal (AC) analysis of the circuit with 
compensation (CC and Rz) 
Gain 
Bandwidth ω-3dB Unity Gain Phase Margin Gain 
5.9MHz 4.98kHz -22dB 62° 79.5dB
 
 
After comparing Table 2 and Table 3, adding compensation 
reduced the gain bandwidth, ω
-3dB, and unity gain and increased the 
gain and phase margin.  
4.3. Two-stage Operational Amplifier Employing Current 
Buffer with Compensation 
According to Figure 10, this section depicts two-stage 
Op-amp with miller capacitor and common-gate current 
buffer, and its analysis is similar to the simulated open-loop 
operational amplifier as demonstrated in Figure 18. After 
simulating this circuit in HSPICE, the parameters for nine 
transistors were acquired listed in Table   4. Afterward, the 
AC and DC analyses are shown in Figure 19, and 
500.0736μW was calculated as a total power dissipation in 
the circuit.  
 
Figure 18. Proposed structure for simulated open-loop frequency 
response of operational amplifier 
 
  
 
Table  4. Important parameters of nine transistors in Figure 10 
M9 
NMOS 
M8 
NMOS 
M7 
NMOS 
M6 
PMOS 
M5 
NMOS 
M4 
PMOS 
M3 
PMOS 
M2 
NMOS 
M1 
NMOS Parameter 
Linear Saturation Saturation Saturation Saturation Saturation Saturation Saturation Saturation Legion 
27/1 1.6/1 21.45/1 85/2.2 1.6/1 1.8/1 1.8/1 1.4/2 1.4/2 W/L 
1 1.88 93.38 -93.38 1.86 -0.93 -0.93 0.93 0.93 Id (mA) 
3.71 23.44 619.18 499.86 23.21 10.91 10.91 11 11 gm 
950µ 1.35 2.56 -2.43 1.17 -1.35 -1.35 2.46 2.46 Vds (V) 
1.36 1.35 1.35 -1.35 1.35 -1.35 -1.35 1.32 1.32 Vgs (V) 
1.08 1.21 1.08 -1.02 1.21 -1.21 -1.21 1.18 1.18 Vth (V) 
1.04m 139.1n 4.35µ 2.02µ 141.2n 47.47n 47.47n 44.12n 44.12n gds (V) 
 
Figure 19. Op-amp frequency response in Figure 18 
 
The phase and bode plots are delineated in Figure 19 for 
2.5V and 25°C. According to this figure, the open-loop gain 
is ~79.5dB, and the phase margin is 65°. 
4.4. Transient Results and Slew Rate 
The transient results of Figure 10 will be explained in the 
following which has output swing voltage of 934mV and 
gain of 79.4dB. 
  
 
Figure 20. Transient results of Op-amp shown in Figure 10 
 
934 934 9340 79.4
0.1 0.1
out
in
V mV
Gain dB
V mV
= → = = =
           
(27) 
 
For analyzing the slew rate, a signal was applied to the 
input, and the output signal was observed according to the 
input signal. The positive and negative slew rate was 
simulated based on Figure 18, and the obtained results 
(SR+=3.43V/μsec, SR-=3.03V/μsec) were demonstrated in 
Figure 21. 
 
 
Figure 21. Calculating the slew rate in Op-amp with current 
buffer and miller capacitor 
4.5. Comparison of Frequency Responses by Changing the 
Load and Compensation Capacitors Values 
Table 5 indicates the various frequency responses when 
the values of load and compensation capacitors (CL and CC) 
are changed. The best values of both capacitors were selected 
after comparing the simulated parameters by HSPICE. 
 
Table 5. Comparison of simulated parameters by changing the 
load and compensation capacitors 
  
Gain 
Bandwidth 
Phase 
Margin 
Unity 
Gain 
CL (PF) 
1 3.16 MHz 80° -28dB 
5 2.9 MHz 65° -28dB 
10 2.56 MHz 62° -28dB 
CC (PF) 
0.25 4.17 MHz 40° -28dB 
0.5 2.9 MHz 65° -28dB 
1 1.65 MHz 80° -28dB 
  
Finally, all theoretical and simulated elements are listed 
in Table 6. This table proves that the proposed method 
optimized the final results of each parameter of the Op-amp 
circuit system. While in the theoretical section, some 
transistor parameters had approximation to calculate the 
corresponding equation, the ultimate results were ideally 
acquired. However, if this technique is utilized by a 
manufacturer in a real-world scenario, the simulated output 
will exceed the expected results. Hence, due to the 
limitations and failure of constructing the Op-amp system, 
the reasonable and acceptable results can be achieved.  
 
 
 
 
  
Table 6. Comparison of the expected values of proposed Op-amp 
parameters with theoretical and simulated results 
Parameter Expected Value [27] 
Theoretical 
Value 
Simulated 
Value 
AV ≥80dB 82.23dB 79.5dB 
GBW 5MHz 4.99MHz 2.9MHz 
Pdiss 378μW 310μW 500.07μW 
Input 
Common-mode 
Range (ICMR) 
1.5V  2.1V  2, -1.7V 
Output Swing 2.3V  2.31,-2.37V 2.41, -2.27V 
Slew Rate 5.5V/μsec  5.5V/μsec 3.43V/μsec 
Phase Margin 65° - 65° 
5. Conclusion 
The technique proposed in [27] for two-stage operational 
amplifier with a miller capacitor and a current buffer was 
developed in this article. All parameters, including gain, 
GBW, phase margin, power dissipation, ICMR, output 
swing, slew rate, etc. were calculated theoretically using 
relative equations. The main elements of all transistors in the 
circuit were subsequently determined and optimized based 
on these values. Afterward, the developed Op-amp system 
was simulated by HSPICE to authenticate the theoretical 
results. Moreover, major parameters of nine transistors and 
other factors were obtained through the simulation results 
and compared with the hypothetical output. Ultimately, 
comparison between the simulated/theoretical and expected 
achievements proves that the exceptional method in this 
study optimized all the elements in the Op-amp circuit 
design. Hence, this circuit benefits manufacturers in 
amplifier construction, utilizing current buffers on a practical 
level by reducing faults and increasing the safety and 
accuracy of integrators and voltage comparators. 
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